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FOREWORD
This report is presented in response to Paragraph II.2
of Exhibit A of Contract NAS8-2598!. Supporting data is also
contained in the Test Procedure and Report, MCR-71-82 , March
1971.
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0I. INTRODUCTION
The Denver Division of Martin Marietta Corporation designed, built,
tested and delivered a single channel breadboard modulator, demodulator,
and phase locked loops to NASA-MSFC. The breadboard is capable of mod-
ulating and demodulating quadrature double sideband suppressed carrier
(QDSBSC) signals operating with channel frequencies from 4 kHz to
200 kHz and modulation frequencies from do to 16 kHz.
The breadboard was tested and successfully passed the test re-
quirements as outlined in rest Procedure and Report M CR-71-82.
This report discusses the breadboard design, theory of operation,
alignment procedures, and recommendations for future development of
FGM systems.
4
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II. LINEAR MODULATOR AND PHASE LOCKED LOOPS DESCRIPTION
A. GENERAL
The linear modulator, demodulator, voltage controlled oscillator -
phase lock loop (VCO-PLI.) shown in the block diagram in Figure II-1 pro-
vides a single channel modulation and demodulation system capable of
QDSBSC operation. The modulator and demodulator are capable of operating
with signal frequencies from do to 16 kHz and channel frequencies from
4 kHz to 200 kHz. The VCO-PLLs are phase-locked to a 128 kHz pilot
frequency and provide the frequencies required in the double conversion
demodulator. The phase locked loops are capable of following a + 1%
frequency change in the pilot frequency at a rate of do to 500 Hz while
maintaining a phase error of less than 0.18 0 . A crystal controlled
channel frequency of 64 kHz at 00 .and 900 provides the test signals for
testing the modulator and demodulator operating in the QDSBSC mode.
B. MODULATOR
The modulator, Figure II-2, consists of two Intronics M502 true
multipliers. The four input amplifiers Al - A4 are required for input
offset balance of the X and Y inputs of the M502 in order to provi:ie in-
put carrier and signal suppression. The resistor network into pin 2 of
A2 including the sensistor R11 is to provide temperature compensation for
good carrier suppression over the temperature range.
The two NH-0002 op-amps following the M502s provide impedance matching
to the M502s in order to maintain constant output amplitude with frequency.
The output impedance of the M502 increases to about 1 to 1.5 K ohms at
200 kHz which would cause a loss in amplitude without the high input im-
pedance of the NH 0002.
3
Capacitors C9, C19, and C14 provide a small amount of phase lead to
compensate for the phase lag in the circuit op-amps and multipliers.
C14 and C19 along with R36 and R40 also provide a small amount of phase
adjustment for phase matching of the two multipliers. Op-amp A7 is
used as a summing amplifier for the two modulators.
a
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C. DEMODULATOR
The demodulator, Figure II-3, is a double conversion type demodulator
capable of demodulating QDSBSC channels from 4 kHz to 200 kHz. The
desired channel of the composite signal (4 kHz to 200 kHz channels) is
translated in the first balanced modulator (MOD 1) to a common frequency
of 256 kHz. The translation frequency used depends on the channel to be
demodulated and is 256 kHz + the channel. frequency. For this breadboard
the channel frequency is 64 kHz, therefore the translation frequency
is 256 + 64 - 320 kHz. The translated composite signal is then fed
through a low pass filter (LPFI) which removes the harmonic sidebands
caused by the translation frequency.
The translated composite signal is then fed to two balanced mod-
ulators (MOD 2 and MOD 3) where the desired channel is translated down
to base band by the 256 kHz translation frequency. Since the incoming
composite signal is from a tape recorder, the signal can have as much
as 4 1% frequency modulation on it due to the wow and flutter of the
tape recorder. Also, the signal frequency from LPFI can have several
degrees of phase modulation due to the phase slope of the filter. To
compensate for this phase modulation of the signal, the second translation
frequency (256 kHz) is fed through an identical low pass filter (LPF2)
before being fed to the second balanced modulator (MOD2). This provides
the same phase response for the signal frequency and the translation
frequency. This is necessary for good suppression in the quadrature
channel.
The 256 kHz translation frequency is also fed through a 90 0 phase
shifter before being fed to Mod 3 which provides detection of the quad-
rature channel. The 900 phase shifter is automatic phase controlled by
phase detecting the input and output signals of the phase shifter and
using this phase error voltage to control the capacitance of the two
varactor diodes which in turn controls the phase shift of the phase
_I
J.
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shifter and maintains it at 90 0 . This is necessary in order to provide
good quadrature suppression of the 00 channel in the 90 0 channel even
though the frequency changes + 1% due to the tape recorder.
Following the balanced modulators, MOD 2, and MOD 3, are two 16 kl(z
low pass filters which remove the translated signals of all of the
adjacent and other channels.
D, VOLTAGE CONTROLLED OSCILLATORS AND PHASE LOCKED LOOPS
The translation frequencies for the double conversion demodulator
are derived from two voltage controlled oscillators (VCO) used in phase
locked loops (PLL) to provide phase coherent signals. The oscillators
are at a frequency of 7680 kHz which provides a convenient frequency
that can be simultaneously divided down to the pilot frequency of 128 kHz
and translation frequencies of 256 kHz or 320 kHz. Figure II-4 shows
the schematic diagram of the 320 kHz PLL. The oscillator output is
shaped by transistors Q2 to Q4 to provide a clock pulse for the two
divider chains. The divider chain consisting of A_3 and A4 is a synchro-
nous divider whic''
phase detector to
The output of the
which provide the
error of 0.18 0 or
demodulator. The
h provides a 128 kHz output frequency for use in the
phase lock the loop to the 128 kHz pilot frequency.
phase detector is fed to amplifiers A10 and All
very high loop gain required to maintain the phase
less required for good quadrature suppression in the
output of amplifier A10 is fed to voltage variable
' 	 I
F, 	 CR3 and CR4 for frequency control of the VCO.
The oscillator clock pulse is L.iso fed to a synchronous divider
consisting of Al and A2 to provide the 320 kHz translation frequency.
Since the 320 kHz translation frequency is derived from a separate
divider chain than the divider which provides the 128 kHz for phase
locking the PLL, it is necessary to use synchronous dividers to maintain
good phase correlation between the two divider chains. It is also necessary
to synchronize the 320 kHz divider to the 128 kHz divider chain. The
If
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sync signals are provided by logic gates A8 and A9 which get their
inputs from the clock pulse and all of the dividers in the 128 kHz
chain.
Figure II-5 shows the VCO-PLL for the 256 kHz translation fre-
quency. It is identical to the 128 kHz portion of the 320 kHz loop.
Since the 256 kHz for frequency translation and the 128 kHz for phase
control can be derived from the same divider chain, a separate divider
is not required. This divider chain is also synchronized from the
sync pulses derived in the 320 kHz PLL.
The 500 Hz calibration amplifier shown in Figure II-4 is sot a part
of the PLL but is used only for measuring the phase error and jitter
between the incoming pilot frequency and the PLL when the pilot frequency
has frequency modulation due to ti.e tape recorder's wow and flutter.
E TEST OSCILLATOR
Figure II-6 shows the schematic diagram of the test oscillator used
to provide frequencies of 64 kHz at 0 0 and 64 kHz at 900 for use as
i	 channel carri.er inputs to the modulator. The test oscillator also pro-
vides the 128 kHz pilot frequency for phase locking the two PLLs .	 The
crystal oscillator is digitally divided down to 128 kHz and 64 kHz.
The 64 kHz is filtered to provide a clean sin wave for use in the true
multipliers. The filter is followed by an adjustable phase shifter to
provide adjustment for phase coherence between the demodulator input
signal and the 320 kHz translation signal. This is followed by a 900
phase shifter to provide the quadrature carrier input to the modulator.
t
A cos pt
-- ,-)sn we
B cos qt
s in nwc
Vo Ak1 cos (nwc ± p) t +
Bk2 sin (nwc ± p) t
0
III, THEORY OF OPERATION
A. MO _TOR
The modulator consists of two Intronics M502 true multipliers.
"Chc multiplier outputs are summed to produce QDSSSC output as shown in
Figure III-1,
6
K1, K2	channel gain factors
nw
c	
channel carrier frequency
p,q	 modulation frequencies
A t B	 - modulation amplitudes
Figure IiA'-1
Modulator Block Dibgram
It should be noted that in addition to the tw3 quadrature components on
the output, the second harmonic of both the modulating and the carrier
frequencies will be present at the output. This is inherent in trans-
conductance type multipliers. These components,however, will be more
	 t,
than 50 db below the desired side bands for the M502 units. Feedthrough
of the fundamental frequencies will also occur, hoover. Suppression
0 I
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Input
VA - i
f
of these fregiencies can be cpntrolled with do balance on thr inputs
to about 70 db below the desired sidebands.
B. . DEMODU LATOlt
The demodulator uses balanced modulators in a double-frequency
conversion scheme to demodulate QDSBSC signals from a composite wave-
form made up of channel frequencies from 4 to 200 kHz. lbe block diagram
of the demodulator is shown in Figure III-2. BM1-3 and balanced modulators
and LPl-4 are low pass filters.
1---.{ BM3
	
------ LP4	 V6
nwc . channel frequency; n - 1, 2, 000 50; we - 2 r 4 kHz
w t - translation frequency; w t - 21r 256 kHz
Figure III-2
Demodulator Block Diagram
The inherent disadvantage of the balanced modulator is that harmonics
of the carrier frequency are generated. Consider a modulating input,
0v
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of these fregiencles can he cpntrolled with do balance on tht input~
to about 70 db below the desired sidebands.
B. DKMODUI.ATOR
The demodulator uses balanced modulators in a double-frequency
conversion scheme to demodulate QDSBSC signals from a composite wavv-
form made up of channel frequencies from 4 to 200 kHz. Th e block diagram
of the demodulator is shown in Figure III-2. BM1-3 and balanced modulators
and LP1-4 are low pass filters.
Input	
VBM V	 LP1	 VF BM2 V	 V3 LP3	 5
VB
VA M cos ( nw c + w t )t	 ^LP "JoLs— cos (wTt + 0)
nwc - channel frequency; n - 1, 2, ... 50; w e M 2 v 4 kHz
w t = translation frequency; w t M 21r 256 kHz
Figure III-2
Demodulator Block Diagram
The inherent disadvantage of the balanced modulator is that harmonics
of the carrier frequency are generated. Consider a modulating input,
V6
a
IV
0
8
A cos wint, ano a carrier input, B cos we t, appl!ed to a balanced mod-
ul..tor. Due tt, the switching action of the carrier signal within the
balanced modulator, the output signal V BM contains all the harmonics
Of the carrier's fundamental frequency according; to the Fourier series,
8
VBDt	 %KAB cos w m t	 An cos n w c t.
n=1
where
sin n T
2
An	 —
nr
_2
and K is the gain of the balanced modulator.
As can be seen from the abov- equation the amplitude of the harmonic
decreases as the order of the harmonic increases. Using a fundamental
trigonometric identity, it can be shown that the output of the balanced
modulator is:
VBM =
AB
2	
(
 cos arc ± W M t + 6B cos 3c, c ± Wm
+ lU cos 5w c + Wm +
Therefore, due to the switching action of the balanced modulator,
sidebands of the odd harmonics of the fundamer.cal carrier frequency
are generat-1 in addition to sidebands of the carrier and modulating
fundamental frequencies.
Th,, first balanced modulator, BM1 translates the incoming signal
to a carrier frequency (256 k4z) high enough so that the harmonics of
the carrier frequency are too high to demodulate any of the channels
a
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from 4 to 200 kHz. The output of BM1 is then frequency translated a
second time to bring the desired channel down to base band. Adjacent
charnels are attenuated by the output low pass filters. BM2 demodulates
the 00 component of the desired channel and BM3, the 90 0 component. LP 
is required to filter the output from BM1 to prevent the harmonic side-
bands of its carrier from combining with harmonics of the 256 kHz 0 0 and 900
carriers in the second balanced modulators to produce interference in
the demodulated data. It is interesting to note that carrier suppression
in the balanced modulators is noc required.
Assume that part of VA is present in the output of BM1 and part of
V  and V
C
 in the outputs of BMl and BM3; after mixing with the carriers
of BM1 and BM2 and neglecting harmonics we have:
V3 = cos (2 w  + nwc ) t + cos 'dT t
V4 = cos r(2 
WT 
+ nwc ) t - 900]+ cos (wTt - 900)
L
All these componentr, will be rejected by the output 1a7 pass filters LP3
and LP4.
The output equation for the double-frequency translation scheme is
derived below. The input (cor.,posite) signal representing the quadrature
components of one channel is:
V 1 = cos (nw c + p) t + sin (nwc + q) t
where	 p = Oo modulation frequency,
and	 q = 900 mcdulation frequency.
Neglecting odd harmonic sidebands of VA , since they will be filtered
by LP1; and also neglecting the sum-frequency sidebands because they will
9
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be 2nwc above w and will be rejected by LP3/4, and disregarding gaint
factors, we get
V`
	cos (w i I- p) t + sin ( W T + q) t
.4^
The output, V F , from LP1, using notations from filter characteristics
in Figure III-3 , is:
LPl	
Attenuation
e \
Phase lag
w
e 2	 lower	 upper	 ,-
s id eband W T s id eband	
"D
Figure III-3
Filter Characteristics i
VF = cos
+ sin
Using the carrier fo
and disregarding the
the output signal:
[(wT + p) t + e + e2
P
	
1(
+ cos wT
[( w T + q) t + e + e
2qJ 
+ sin [(w T
r the second balanced modulator as
phase shift of the audio frequent;
I	 1
p) tfe -e1g]
q) t + e - elgll
VB C = cos (w Tt + A)
in LP2 /3 , we get
0^_
Equation A.
	
V5,6 - cos pt cos (q - e 2p ) + sin pt sin	 e2p)
+ cos pt cos (0 + el P ) - sin pt sin (0 + ern)
	
- sin qt cos ((D - e 2q ) + cos qt sin	 - e2q)
+ sin qt cos	 + e lq ) + cos qt sin	
+ elq)
where 0 - 0 - e
For simplicity, assume linear phase slope in LPi, i.e.
e, = e 2p = e and e l = e2 = e
P	 P	 q	 q	 q
For 0 = 00 , equation A reduces to V - cos (pt + e p ) and for
90
0
 equation A reduces to V - cop. (qt + e q ). These are the desired
00 and 900
 components respectively. It can be seen from the above that
the phase adjustment making 0 equal to 00 or 900 can be made either in
th.r? first or the second balanced modulator carrier inputs. It should be
no'-ed that for a non-zero phase slope in LP1 a lag will be be introduced
for the audio output frequencies. The lag is proportional 	 the steepness
of the phase slope.
For 0 - 0 and e146 e 2 we have
V - cos pt cos e lp - sin pt sin e lp + cos pt cos e 2 - sin t sin e 2
+ sin qt cos e lp - cos qt sin e l - sin qt cos e 2q	 2+ cos qt sin e
P	 q
The sin pt and cos pt terms are the wanted 00 signal; however, there is
an amplitude loss dependent upon the difference between e l and e 2 . For
,
i
i
i
E
i
012
e 1 - e 2 - + 0.18 0
 this amplitude loss amounts to less than 0.1%. The
audio frequency lag mentioned above is also present.
The sin qt and cos qt terms represent quadrature feedthrough and
the amount of feedthrough is dependent can the difference between el
and e 2 . For e l - e 2 L + 0.180 , the amount of feedthrough is 0.3% of
the wanted signal (or 50 db down).
0
Similarly for 9	 90 , it can be found that the quadrature feed-
through into the 90 0
 channel is less than 0.3% for e l - e 2 - + 0.18
0
.
For e  = e  = 0 it can similarly be found that 50 db quadrature
feedthrough suppression; requires error in total phase 0 (from 0 0 or
U
900 ) of less than 0.18
The modulator input composite signal may have a + 1% frequency
flutter. This frequency flutter will cause a phase flutter in the
signal on the output of LP1. To compensate for this phase flutter,
LP2 is added in the carrier path for the second balanced demodulator.
The phase slope of LP2 is matched to the phase slope of LP1. The
synthesizer VCOs are locked to the pilot and will follow the frequency
flutter so that the carrier frequencies used in the demodulator will
have the same flutter. LP2 provides a phase change for the BM2 carrier
that is mat-ched to the phase change of the signal in LP1 during the
frequency flutter so that the total demodulator phase, 0, is independent
of the + 1% frequency flutter. Therefore, no feedthrough will occur
as a result of the + 1% frequency flutter in the 00 channel. The 900
phase shifter in the BM3 carrier path must be independent of frequency.
A
This is accomplished by using a phase locked loop which automatically
e•,
§ tracks the phase of the BM2 carrier, and provides an output signal for
use as BM3 carrier, whose phase is shifted 900 from that of the BM2
carrier.	 The feedthrough in the 90 	 will therefore also be
independent of the + 1% frequency flutter. 	 It is worth noting that
the frequency flutter of the composite signal and the demodulator
carriers will cause a proportional flutter in the audio output frequency.
•13
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C. PHASE LOCKED LOOPS
The tw o phase locked loops each consist of a phase detector (A),
loop amplifier/filter (A) voltage controlled oscillator (VCO) and a
frequency divider (D) as shown in Figure III -4.
	
VPilot	 I	
A	 A	
1	
VCO
V
vco
D1
Figure III-4
	
Phase Locked Loop Block Diagram	
t
A phase detector employing a balanced modulator produces an output
voltage that is proportional to the phase difference between the ref-
erence input signal, pilot, and the digitally frequency divided VCO
output. The phase error signal is passed through the loop amplifier/
filter and provides the driving voltage for the VCO in such a direction
as to minimize the phase error. The loop amplifier/filter provides
high loop gain at low frequency to minimize static error and to pro-
vide good low frequency tracking response. It also provides attenuation
at high frequency to attenuate the 256 kHz phase detector output for
adequate 256 kHz output jitter suppression. The VCO gain is defined
as the output frequency change divided by the control voltage required
to produce that change. For the LC-VCOs used the gain constant re-
ferred to the 128 kHz output is:
	K 	 3.15 (10) 8 degrees /sec /volt - 161 db
0
The phase detector operates on the following, two input signals (neg-
lecting fundamental feedthrough and odd harmonics):
0I
14
vpilot - cos	 (w 128 + w P )
	 t
where w - reference signal frequency modulation to be tracked
P	 by the phase locked loop
and 2. Vvco ' cos	 w128	 t 4
where 0 - VCO phase error.
The phase detector output signal is given by:
Equation B. Bout a 
KPD	
cos	 w
P 
t - A + cos 2w 
128t+ 
w 
P
t + A
J
where KPD is the phase detector output voltage versus input phase
difference constant. For the balanced modulator circuit used, this
constant is:
KPD = 0.055 volts/ degree = - 25 db
With the present modulator design, the second term of equation B can
be neglected as follows.
Assuming a phase detector steady state input phase error of 0.l o,
the detector output will be 5.5 m V dc; and, at 500 11z and 0.1 0 phase
error, the output will be 5.5 m V peak at 500 Hz. The output of the
phase detector will, in both cases, contain a 256 kHz square wave at
2.5 V RMS; thus, the 256 kHz component is 53 db larger than the do to
500 Hz error signal. The loop filter attenuates the 256 kHz component
85 db with respect to the do signal and 66 db with respect to the 500 Hz
signal. The 256 kHz error voltage at the VCO input is therefore 32 db
down with respect to the do and 11 db down with respect to the 500 Hz
error signal for a 0.1
0
 do or 500 Hz error and may therefore be neglected.
Equation B then reduces to:
Equation C.	
Bout	
Kpd cos (wp t - 0) volts/degree
This shows that the phase detector output voltage is zero when the
I0	 1
15
input phase difference, w 
p 
t - 0, is 900 . Hence, the loop locking
condition will be for VPilot and Vvco to be 900 apart because this
is the condition for which the error signal output is zero.
Now consider the input signal to the phase detector as a frequency
diffetence (wP ) instead of a phase difference. Assume the phase de-
tector is a perfect integrator with transfer function KPD/s and equation
C transforms to:
eout . K
PD sin (wpt - 0)	 folt sec/ degree.
w
P
Combining gains, we get the open loop gain of the phase locked loop as:
G = AK0Kpd sin (wpt
w
P
The gain is maximum for input phase differences (w
P 
t - 0) of 900 and
decreases toward zero as w 
p 
t - Q approaches 00 or 1800 , or, if the
loop amplifier saturates. In a high gain system the loop amplifier
saturates at a few degrees of phase error (for the present system
the saturation occurs at 0.1 0
 for de and 2.5" at 500 Hz error signal).
The required loop amplifier gain for a given static phase error, %k,
can be found from the open loop gain equation by setting G-1 and w 
equal to the maximum expected open loop frequency difference. Assume
a maximum allowable phase error of 0.1 0
 at the highest channel fre-
quency of 200 kHz, and a corresponding phase error at 0.062 0 of 128
kHz. This phase error will occur when the frequency error is th2
greatest (maximum frequency error being t 1% of 128 kHz). Sub-
stituting the above in the gain equation:
A- Ow p	 a	 2w • 1.28 103 360 	 86 or 38 dba
K0 Kpd sin (wpt - 8)	 3.150 10 • 0.055 sin 0.0620
I
P
t16
The loop amplifier gain is 37 db at 500 Hz and 56 db at 10 Hz and
below. The theoretical phase error should therefore be approximately
0.1
0
 or 54 db for a 500 Hz error signal and approximately 73 db or
0.01 0 for error signal frequencies below 10 Hz. The phase locked loop
locking range, f  is defined as the maximum open loop difference in
frequency between the Input pilot and the VCO that the system can accom-
modate in the closed loop condition.
f L = AKoKpd degree/sec
Using the previcus gain values: f  = 120 kHz. Because the VCO cannot
be pulled 120 kHz with respect to a nominal 128 kHz, the system has con-
siderable excess gain and saturation of the loop amplifier will determine
the locking range.
The time constants in the loop have not yet been considered, but
it can be seen that they do not effect the locking range or the static
phase error because w  is zero in the locked condition. If, however,
the pilot frequency starts from some value above the locking range and
is slowly brought closer to the VCO frequency, the amount 3f frequency
modulation of the VCO frequency will be equal to the loop gain as
reduced by the loop filter when w  is above the loop filter cut-off
frequency. Since G is less than 1 when the pilot frequency is outside 	 I
the locking range, the frequency modulation on the VCO frequency is not
enough to make the VCO frequency intersect the pilot frequency and
locking, therefore, cannot occur. In the present system the open loop
gain is 1 at approximately 2.5 MHz, and there is sufficient gain beyond
the range at which the VCO can be pulled that the capture range is
limited by the amplifier saturation.
•
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IV. ALIGNMENT PROCEDURE
A. VOLTAGE CONTROLLED OSCILLATORS - PHASE LOCKED LOOPS
'No adjustments are available on the phase locked loops. One is
L2, which adjusts the free running frequency of the VCO, and the other
Is R30, which adjusts the output balance; of the phase detector and
therefore the PLI. phase relative to the pilot to some degree. To
align the PLL connect on oscilloscope probe to the output of A10
with the vertical scale set for 5 V/div ec. The output of A10 should
be near OV dc. If it is not, adjust L2 so that the output is close to
OV do for the 320 kHz PLL and about -1 to -2 V do for the 256 kHz
PLL. If phase lock cannot be accomplished by adjusting L2 then R30
should be alternately adjusted along with L2 until the loop is brought
into locking range.	 Then L2 should be adjusted as described above.
B. MODULATORS
The modulators are adjusted for minimum carrier and modulating
frequency feedthrough by adjusting offset potentiometers R5, R15, R21,
and R26. Carrier inputs of 64 kHz at 00 and 900 at a 4 V p-p level
is A'cJ into the X inputs. Modulating frequencies of 2.5 kHz and 15 kHz
at 15 V p-p are fed into the Y inputs. Connect a wave analyzer to the
modulator summer output and set it to 64 kHz + one of the modulating
frequencies to establish the odb reference. Tune the wave analyzer
to 64 kHz and alternately adjust R5 and R21 for minimum carrier feed-
through. Set the wave analyzer to one of the modulating frequencies
and adjust the appropriate potentiometer, R 15 or R26, for minimum
k	 signal feedthrough. Set the wave analyzer to the other modulating
frequency and repeat above.
a
To adjust for equal output levels measure both of the carrier
inputs and adjust R23 on the test oscillator board. Then measure both
signal inputs and adjust for equal inputs levels. Alternately dis-
connect each signal input and adjust the gain potentiometers R14 and
R31 for equal outputs at the modulator outputs. The phase lead potentiometer
adjustments cannot be adjusted without the special phase detector and
procedure as outlined in the Test Procedure and Report, MGR-71-82.
4
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C. DEMODULATOR
The modulator, demodulator, PLLs , and test oscillator are con-
nected as a system on the delivered breadboard. With the system as
delivered, they
 necessary signals for alignment for the demodulator are
furnished by the other parts of the system. With audio signals applied
to the inputs of the modulator, connect a wave analyzer to the output
of 'he first translation summing amplifier A20. Set the analyzer for
320 kHz and adjust R2 for minimum carrier feedthrough. Set the wave
analyzer to one of the input signal sidebands (64 kHz + f m ) applied
to the demodulator input by the modulator. Adjust R14 for minimum
signal feedthrough. Adjust R17 for symmetrical output about the do
axis as observed by an oscilloscope connected to the output of A2.
Connect the wave analyzer to the output of A7 and adjust R55 for
minimum 256 kHz carrier feedthrough. Connect the wave analyzer to the
output of A8 and adjust R79 for minimum 256 kHz carrier feedthrough.
It should be noted that although adjustments are provided for carrier
feedthrough suppression in the balance"' modulators, carrier suppression
is not required as noted in Section III-A.
To adjust for quadrature suppression feed two different signal
frequencies into the demodulator and connect the wave analyzer to de-
modul^tor output 2. Set the wave analyzer to the 90° output frequency
and adjust scale for 0 db reference. Move the wave analyzer input
to 0.P.1 and adjust R16 of the 64 kHz phase shifter on the test oscil-
lator board for minimum 90° channel feedthrough on the 0° channel.
Move the wave analyzer input to O.P.2 and adjust the phase of the 90°
phase shifter on the demodulator board by adjusting R35 for minimum 00
feedthrough on the 90° channel. It is always necessary to adjust the
0° quadrature suppression first and then the 90° quadrature channel.
Potentiometers R66 and R91 provide for adjustment of O.P.1 and O.P.2
outputs respectively to 0 y dc.
Adjustment of the 90 
0
phase shifter on the test oscillator board
should not be attempted without the use of an accurate phase detector.
i
I
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V. PERFORMANCE AND RECOMMENDATIONS
We believe that the work performed on this contract has provided
valuable informatiun in determining the performance characteristics
of state-of-the-art modulators, demodulators, and VCOS and their use
in F124 systems.
A. MODU IATORS
A survey of the industry revealed that only one true multiplier,
the Intronics M502, provided the linearity, frequency and phase
response characteristics necessary for use as a modulator for QDSBSC
operation over the temperature range of -20 0 to +850 C.
The results using the M502 multiplier show that when used as a
modulator the harmonic distortion and carrier suppression are down
better than 50 dh; the amplitude linearity is better than 0.15%; the
frequency response is flat to within 1%
	
from do to 200 kHz; the phase
lag is about 5 0
 at 200 kHz; and the phase linc-arity is better than 0.130
from do to 200 kHz. At 200 kHz the phase drift of the two units tested
was such that their phase stayed within about 0.2 0 of each other over
the temperature range of -200C to +850C. This indicates that it should
be possible to maintain quad urature suppression of 45 db over the
temperature range if all units used in a system track this well. As
the frequency is decreased, the phase drift also decreases, so, below
100 kHz, 50 db of qua.drature suppression should be possible.
Disadvantages of the Intronics M502 multiplier from a system
standpoint art! price, size, and power consumption. For a system re-
quiring 50-100 units tnese factors could make its use prohibitive. A
solution to this problem might be the new Motorola MC1594A monolathic
multiplier which has recently been introduced. Specifications of this
unit indicate that while the linearity may not be quite as good, the
phase stability and frequency respv.,se may be better. This unit should
be evaluated.
.	 ,
a
•20
t
	
	 Double conversion was not considered feasible for the modulator
because the required phase tracking in the filters could not be main-
twined ov, , r the temperature range.
i
	 B	 DF240DU LATOR
	
i
The demodulator used is a double conversion system using Motorola
1596G ;,g lance modulators. This system was selected to enable operation
with the + 1% frequency modulation on the incoming composite signal due
to the tape recorder wow and flutter. This system has the advantage
that identical filters are used for all channels. This is important
because, as shown by the analysis in Section III-B, any frequency
modulation on the channel frequencies causes a phase change due to
the filter characteristics. When this phase change in the signal path
is matched by an equal phase change in the demodulation frequency path,
good quadrature suppression can be maintained. A single conversion
system would require true Tr:,ltipliers with sine wave inputs. This
would require input filters for the demodulation carriers with d match-
ing filter in the signal path for each channel. Because the lower	 t
channels would use a large percentage of the filter BW, it would not be
possible to maintain the equal phase shift above and below the channel
frequency that would be necessary for the modulation sidebands. Also,
the single conversion system would require matched pairs of filters
at each channel frequency while the double conversion system uses the
same filter for all channels. p
The results of the demodulator tests show that, at the demodulator
output, harmonic distortion is down better than 50 db; the frequency
response is flat to within 0.1 db from do to 16 kHz; the amplitude
linearity is better than 0.15%; and the quadrature suppression is down
better than 50 db from do to about 8 kHz and can be adjusted to 50 db
suppression for any given frequency from do to 16 kHz.
In order to provide 50 db suppression from do to 16 kHz without
readjusting phase, better phase linearity of the first LPF in the
operating portion of the filter is required as shown in Section III-B.
k-*
•
}
11	 1i
This probably can be accomplished by a spacial LPF designed for linear
phase versus frequency or possibly by using a band pass filter instead
of a LP F.
C. VOLTAGE CON TROLLED OSCILIATOR - PHASE LOCKED LOOPS
The voltage controlled oscillators use in the phase locked
loops in this system are LC-VCO using two hyper-abrupt junction
diode varactors for frequency control. The PLLs are capable of follow-
ing a frequency modulation of + 1% of the pilot frequency with a phase
error of less than 0.18 0 (-50 db). The noise floor of the oscillators
and divider chains is down greater than 80 db. All spruious and un-
wanted responses are down greater than 60 db.
A syAc signal is derived from one of the VCO divider chains
which has a frame rate of 64 kHz (the lowest channel frequency used).
This is used to sync the other two divider chains. For a complete
FUM system this sync rate would have to be at 4 kHz or the lowest
channel used. It would also be an advantage to inhibit the sync
signal unless any one of the loops dropped out of sync.
Crystal controlled VCO oscillators were tried and, although a
frequency pulling range of + 1% could be obtained, it is doubtful
that the crystal frequencies could have been pulled fast enough to
follow the + 1% FM at a 500 Hz rate. Since the LC-VCO are clean enough
and can be frequency me slated faster, they are a better choice for
this application. Also, from a system standpoint, LC-VCO would be much
cheaper.
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